

FileEditFlowToolsReportsWindowLayoutViewRunHelp

Q: Quick Access

10us

Default Layout

Synthesis Complete

Flow Navigator

PROJECT MANAGER

SettingsAdd SourcesLanguage TemplatesIP Catalog

SIMULATION

Run Simulation

RTL ANALYSIS

Run LinterOpen Elaborated Design

SYNTHESIS

Run SynthesisOpen Synthesized Design

IMPLEMENTATION

Run ImplementationOpen Implemented Design

SIMULATION - Behavioral Simulation - Functional - sim_1 - comparator_1bit_tb

ScopeSources

Name	Design Unit
comparator_1bit_tb	comparator_1bit_1
uut	comparator_1bit
glbl	glbl

ObjectsProtocol Instance


Name	Value	Data Type
A	1	Logic
B	1	Logic
A_greater_B	0	Logic
A_equal_B	1	Logic
A_less_B	0	Logic

comparator_1bit.vcomparator_1bit_tb.vUntitled 7

Name	Value
A	0
B	1
A_gr...r	0
A_e...B	0
A_less_	1

0.000 ns10.000 ns20.000 ns30.000 ns

16.833 ns



Tcl ConsoleMessagesLog

\$finish called at time : 40 ns : File "C:/Users/mukes/project_32/project_32.srscs/sim_1/new/comparator_1bit_tb.v" Line 38

INFO: [USF-XSim-96] XSim completed. Design snapshot 'comparator_1bit_tb_behav' loaded.

INFO: [USF-XSim-97] XSim simulation ran for 1000ns

launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3334.461 ; gain = 0.000

Type a Tcl command here

Sim Time: 40 ns

2

Search

ENG IN

42%

14:03 21-08-2026